# Ultra High Speed Factorial Design in Sub-Nanometer Technology 

Arindam Banerjee, Rajan Ghosh, Mainuck Das, Aniruddha Ghosh, Subham Ghosh, Samayita Sarkar<br>JIS College of Engineering<br>ghoshrajan@yahoo.com, mrmainuckdas@gmail.com, ghoshani19@gmail.com , subhamghosh86@gmail.com, banerjee. arindam1@gmail.com, samayitaece<br>@yahoo.com


#### Abstract

This work proposes a high speed and low power factorial design in 22 nm technology and also it counts the effect of sub nano-meter constraints on this circuit. A comparative study for this design has been done for $90 \mathrm{~nm}, 45 \mathrm{~nm}$ and 22 nm technology. The rise in circuit complexity and speed is accompanied by the scaling of MOSFET's. The transistor saturation current $I_{\text {dsat }}$ is an important parameter because the transistor current determines the time needed to charge and discharge the capacitive loads on chip, and thus impacts the product speed more than any other transistor parameter. The efficient implementation of a factorial number is carried out by using a decremented and multipliers which has been lucidly discussed in this paper. Normally in a factorial module a number is calculated as the iterative multiplication of the given number to the decremented value of the given number. A Parallel adder based decremented has been proposed for calculating the factorial of any number that also includes 0 and 1. The performances are calculated by using the existing 90-nm CMOS technology and scaling down the existing technology to $45-\mathrm{nm}$ and 22-nm.


## KEYWORDS

MOSFET Scaling, Decremented, Multiplier, Factorial Design.

## 1. Introduction

According to the survey of International Technology Roadmap for Semiconductors (ITRS), MOSFET's with 16 nm will be available in 2010, 10nm in 2015 and 6 nm in 2020 [1]. Up to the 65 nm node the optimized scaling strategy (basically equal to the ITRS 2001) is sufficient for the low operating power (LOP) and low standby power (LSP) products to achieve an annual performance increase of $17 \%$-per-year. High performance (HP) products, again, require the most aggressive use of the performance boosters, such as requiring strained-Si channels beginning at the $65-\mathrm{nm}$ node.

The classical MOSFET scaling was first described by Dennard in 1974 [6]. Classical MOSFET scaling techniques were followed successfully until around the 90 nm generation, when gate-oxide scaling started to slow down due to increased gate leakage [7]. When gate-oxide thickness can no longer be scaled, then other key of MOSFET parameters, such as supply voltage, cannot be scaled and still expect to deliver improved transistor performance. Without new inventions, MOSFET scaling and Moore's Law were threatened with the likelihood of coming to an end. Intel's 45 nm
logic technology was the first to introduce high-K dielectric with metal-gate transistors for improved performance and reduced leakage [8, 9]. Gate-oxide equivalent oxide thickness (EOT) is scaled to 0.9 nm and transistor gate pitch is scaled to 112.5 nm . Transistor performance is increased by more than $22 \%$ compared to 45 nm transistors through a combination of increased drive current and reduced gate capacitance [7].

Several architecture of decremented and incremented has been proposed in last few years. S. Bi [3] proposed a multiplexer based incremented and decremented algorithm in 2005, program counter [4], frequency divider [5] etc. The multiplexer based incremented and decremented consist of a serial connection of OR gates. The major drawback of this decremented is it does not include 0 and the series connection of OR gates contribute to a huge delay. For the calculation of factorial ' 0 ' and ' 1 ', a two stage adder block is used.

Array based multiplier have been proposed by Carbognani in 2005 [3]. Here, parallel adder based multiplier circuit have been used. The main advantage of this multiplier from the previous one is the number of stage reduction. This concept has been adopted and modified for our proposed factorial design. Only a single 4 bit multiplier is used for computing the factorial number.

The design preliminaries of factorial design are consisting 6 sections, MOSFET scaling are introduced in section II, Decremented design are described in section III, Multiplier design are introduced in section IV, section V consisting Factorial design algorithm and simulation results are described in section VI.

### 1.1 MOSFET SCALING

The goal and challenge of MOSFET scaling is clear: IC density and speed will continue to increase because of inter corporation competition, customer demand, and as a test for the limit of human ingenuity. In the development of an MOS technology, the scaling parameters of the MOSFET's are critical. Such parameters include the channel length $\left(\mathrm{L}_{\mathrm{c}}\right)$ gate oxide thickness $\left(\mathrm{t}_{\mathrm{ox}}\right)$ , channel doping $(\mathrm{N})$, and junction depth $\left(\mathrm{X}_{\mathrm{j}}\right)$. A generalized design guide had been established as [2]
$\mathrm{L}_{\min }=A \cdot\left[X_{j} t_{o x}\left(w_{s}+w_{d}\right)^{2}\right]^{1 / 3}$
$\mathrm{L}_{\text {min }}$ is the minimum channel length, for which long channel sub-threshold behaviour will be observed. A is the proportionality factor, $\mathrm{X}_{\mathrm{j}}$ is the junction depth, $\mathrm{t}_{\mathrm{ox}}$ is the oxide thickness, $\mathrm{w}_{\mathrm{s}}$ is the source depletion depth $\mathrm{w}_{\mathrm{d}}$ is the drain depletion depth in a one dimensional abrupt junction formulation. That is $\mathrm{w}_{\mathrm{d}}=\sqrt{2} L_{B}\left[B\left(V_{D S}+V_{b i}+V_{B S}\right)\right]^{1 / 2}$ where $\mathrm{L}_{\mathrm{B}}$ is the bulk Debye length given is by
$\mathrm{L}_{\mathrm{B}}=\left[^{\left.\xi_{z} / B q N_{A}\right]^{1 / 2}}\right.$. Where $\mathrm{B}=(k T / q)^{-1}, \mathrm{~V}_{\mathrm{DS}}$ is the drain to source voltage, $\mathrm{V}_{\mathrm{bi}}$ built in voltage of the junctions and $\mathrm{V}_{\mathrm{BS}}$ body to source reverse bias. The key parameter of the MOSFET scaling are described Taur, Buchanan in [10]. The issues are: power supply and threshold voltage, short-channel effect, gate oxide, current carrying capability, leakage current limit and interconnect delays.

### 1.1.1. Power Supply and Threshold Voltage:

In general the active power of a CMOS chip is given by (excluding crossover current) $P_{a c}=$ $\left(C_{s w} V_{d i}^{2} / 2\right) f$. Where $\mathrm{C}_{\mathrm{sw}}$ is total node capacitance being switched (either up or down) in a clock cycle and f is the clock frequency. It is clear that by reducing the power supply voltage is dramatic reduction in power dissipation per device.

In contrast of power supply voltage the threshold voltage has not been scaled so much. This is because of standby power requirement. The worst case standby power of a CMOS chip is given by

$$
\begin{equation*}
\mathrm{P}_{\mathrm{off}}=\mathrm{W}_{\mathrm{tot}} \mathrm{~V}_{\mathrm{dd}} \mathrm{I}_{\mathrm{off}}=\mathrm{W}_{\mathrm{tot}} \mathrm{~V}_{\mathrm{dd}} \mathrm{I}_{0} e^{\left(-\frac{q v_{t w c}}{m k T}\right)} \tag{2}
\end{equation*}
$$

Where $\mathrm{W}_{\text {tot }}$ is the total turned off device width, with $\mathrm{V}_{\mathrm{dd}}$ across it, $\mathrm{I}_{\text {off }}$ is the off current per device width at $100^{\circ} \mathrm{C} . \mathrm{m}$ is the dimensionless factor normally value $\approx 1.3, \mathrm{~V}_{\mathrm{t}, \mathrm{wc}}$ worst case threshold voltage at $100^{\circ} \mathrm{C}$. The primary reason $\mathrm{V}_{\mathrm{t}}$ cannot be scaled because the inverse sub-threshold slope.

### 1.1.2. Short Channel Effect:

Short-channel effect is the decrease of threshold voltage in short-channel devices due to twodimensional (2-D) electrostatic charge sharing between the gate and the source drain regions. The short-channel effect plays a key role in $\mathrm{V}_{\mathrm{t}}$-tolerances which determine the minimum acceptable $\mathrm{V}_{\mathrm{t}}$. To scale down MOSFET channel length without excessive short-channel effect, both the oxide thickness and the gate-controlled depletion width $\left(\mathrm{W}_{\mathrm{dm}}\right)$ in silicon must be reduced in proportion to length $(\mathrm{L})$. For the same gate depletion width $\left(\mathrm{W}_{\mathrm{dm}}\right)$, the surface electric field ( $\zeta_{z}$ ) and the total depletion charge of an extreme retrograde channel is one-half of that of a uniformly doped channel. This reduces threshold voltage and improves mobility. Retrograde channel doping represents a vertically non uniform profile that allows the threshold voltage to be decoupled from the gate-controlled depletion width. However, the body-effect coefficient,
$\mathrm{m}=1+\left(\xi_{s i} / W_{a m}\right) \approx 1+\left(3 t_{o x} / W_{a m}\right)$
And the inverse sub-threshold slope, $\log _{10}(m k T / q)$, are still coupled to the gate depletion width $\mathrm{W}_{\mathrm{dm}}$. For a given $\mathrm{t}_{\mathrm{ox}}$ reduction in $\mathrm{W}_{\mathrm{dm}}$ improves short-channel effect but compromises substrate sensitivity and sub threshold slope. Halo doping or non uniform channel profile in the lateral direction provides yet another degree of freedom which can be tailored to further minimize $\mathrm{V}_{\mathrm{t}^{-}}$ tolerances due to short-channel effect [11].

### 1.1.3. Gate Oxide:

To keep short-channel effect into a desirable limit and to maintain a good sub-threshold turn-off slope, gate oxide thickness is reduced nearly in proportion to channel length [11] as shown in Fig. 1. For $0.1 \mu \mathrm{~m}$ CMOS devices operating at 1.5 V , an oxide thickness of about $30 \AA \dot{\AA}$ is needed. With such a thin oxide, quantum mechanical (QM) tunnelling takes place, leading to a gate leakage current that increases exponentially as the oxide thickness is scaled down.

To find the scaling limitation of gate oxide, tunnelling current characteristics of ultra-thin oxides have been studied for both measured and simulated current-voltage $\left(\mathrm{I}_{\mathrm{g}}-\mathrm{V}_{\mathrm{g}}\right)$ characteristics. Due
to the confinement of their motion in the direction normal to the surface, electrons in the inversion layer must be treated quantum mechanically as a two-dimensional electron gas (2-DEG) rather than classically as a three-dimensional (3-D) gas [12]. The gate leakage current increases exponentially with decreasing oxide thickness. Another issue with the thin gate oxide is the loss of inversion charge, and therefore trans-conductance, due to inversion layer quantization and poly-silicon-gate depletion effects.


Fig. 1 Power Supply Voltage $\left(\mathrm{V}_{\mathrm{dd}}\right)$, threshold voltage $\left(\mathrm{V}_{\mathrm{t}}\right)$ and gate oxide thickness $\left(\mathrm{t}_{\mathrm{ox}}\right)$ trends vs. length for cmos technologies.

### 1.1.4. Current Carrying Capability:

The MOSFET saturation current $\mathrm{I}_{\mathrm{dsat}}$ can be approximated as
$\mathrm{I}_{\mathrm{dsat}}=\mathrm{W} \cdot \mathrm{V}_{\text {sat }}$ where $\cdot$ denote the inversion charge density at "pinch off" point.
$\mathrm{I}_{\mathrm{dsat}}=\mathrm{WV}_{\text {sat }} \mathrm{C}_{\mathrm{OX}}\left(\mathrm{V}_{\mathrm{g}}-\mathrm{V}_{\mathrm{t}}-\mathrm{V}_{\mathrm{dsat}}\right)$
$V_{\text {dsat }}=\frac{\left(V_{g}-V_{t}\right) E_{s a t} L_{e f f}}{V_{g}-V_{t}+E_{\text {sat }} L_{\text {eff }}}$
Where W is the per-channel width, $\mathrm{V}_{\text {dsat }}$ is the drain saturation voltage, $\mathrm{V}_{\text {sat }}$ is the saturation velocity and $\mathrm{E}_{\text {sat }}$ is the velocity saturation field. It can be seen from equation (4) and (5) if length approaches to zero $I_{d}$ holds a constant value. In contrast reducing the oxide thickness, i.e., increasing the oxide field yield a considerable increase in $\mathrm{I}_{\mathrm{d}}$ [13].

### 1.1.5. Interconnect Delays:

If the performance of processors is to keep pace with the speed improvement of devices, special attention has to be paid to interconnections. This is because the delay stemming from wire resistance, commonly referred to as RC delay, to first order is given in eqn. no (6) and has to included with other delay components. 8
$\Gamma=R L_{w}\left(C_{L}+\frac{1}{2} C L_{w}\right)$
Here R and C are the resistance and capacitance of unit wire length and $\mathrm{L}_{\mathrm{w}}$ is the wire length and $\mathrm{C}_{\mathrm{L}}$ is the load at the end of the wire. The part in the RC delay due to wire alone does not decrease in spite of scaling to smaller dimension. The factor that improves $R C L_{\mathrm{w}}^{2} / 2$ the term through shorter $\mathrm{L}_{\mathrm{w}}$ is negated by the increase in R due to wire cross-sectional shrinkage. Wire capacitance in the mean time remains constant, and it value is around $0.2 \mathrm{pF} / \mathrm{mm}$ for minimum width wires with oxide dielectric.

### 1.2 Decrementer

This section proposes a fast adder based Decrementer. Block level implementation of the Decrementer are shown in Fig. 2.


Fig. 2 Architecture of the proposed Decrementer

### 1.2.1. Decrementer Algorithm

Consider n number of bits and the input of Decrementer is $\mathrm{X}=\mathrm{x}_{\mathrm{n}-1} \mathrm{x}_{\mathrm{n}-2} \ldots \ldots \mathrm{x}_{1} \mathrm{x}_{0}$. The formulation of the decremented value can be described as

## Begin

Add the data bits to the maximum value of the $n$ bits.
Add the results with maximum value of $n$ bits
If
Both the carry bit is 1 then

## Output= first stage addition results.

Else
Output $=$ ' 1 '

## End

Example: Consider the input of the Decrementer $\mathrm{X}=0101$.
For simplifying the calculation the number is taken as 4 bit array, higher bit array can be calculated from the same manner.

The result of the first adder is 10100 , here the carry bit is ' 1 ', and again added with 1111 , and the output of the second adder is 10011 , also the carry bit is ' 1 '. Thus from the algorithm the output of the Decrementer is 0100 .

The first adder output (without carry) is fed to the second adder stage for the calculation of the factorial number of ' 1 ', because the decremented value of the ' 1 ' is ' 0 '. Multiplication of both the terms ' 1 ' and ' 0 ' is always ' 0 ' not satisfying the factorial results. The simulation results of the Decrementer are shown in Table 1.

Table 1 Power delay analysis of Decrementer

|  | 90 nm | 45 nm | 22 nm |
| :--- | :--- | :--- | :--- |
| Delay $(\mathrm{ps})$ | 120 | 36.6 | 23.2 |
| Avg. Power $(\mu \mathrm{W})$ | 5.15 | 10.2 | 17.2 |
| Lkg. Power | 3.06 | 14.6 | 11.6 |

### 1.3 Multiplier

Assume the product of two N -bit words are described as
$x=\sum_{i=0}^{N-1} x_{i} 2^{i}$
And $y=\sum_{j=0}^{N-1} y_{j} 2^{j}$
Where $\mathrm{x}_{\mathrm{i}}, \mathrm{y}_{\mathrm{j}} \varepsilon\{0,1\}$
Multiplication can be described as $\mathrm{z}=\mathrm{xy}=\sum_{i=0}^{N-1} x_{i} 2^{i} \sum_{j=0}^{N-1} y_{j} 2^{j}=\sum_{i} \sum_{j} x_{i} y_{i} 2^{i+j}$
Let $\mathrm{k}=\mathrm{i}+\mathrm{j}$
$\mathrm{z}=\sum_{k=0}^{2 N-2} \sum_{i=0}^{N-1} x_{i} y_{k-i} 2^{k}$
$\mathrm{z}=\sum_{k=0}^{2 N-2} z_{k} 2^{k}$
Where $z_{k}=\sum_{i=0}^{N-1} x_{i} y_{k-i}$
The equation (11) shows that the co-efficient of multiplication can be achieved by the convolution sum of the two finite duration sequences. Considering the long-hand sequences of equation (10) a 4 bit multiplier algorithm are described in Fig. 3.Higher bit multiplier can be described in similar manner. Partial products are added in two stages. Adders and 4 to 3 compressors are used to minimize the stage operations. Compressors and adders are used carefully so that a minimum number of outputs would be generated. Thus by using minimum
number of adders/compressors partial products are added without compromising the number of bits generation for the next stage operation. The recursive method multiplication involves building wider vector elements out of several of the narrower vector elements and then adding the multiple results together. For instance, a $2 \mathrm{~N} \times \mathrm{N}$ multiplier can be built out of four $\mathrm{N} \times \mathrm{N}$ multipliers by generating four 2 N products which can then be added to form the 3 N product. The iterative method is useful when vector multiplies are needed with a minimal amount of hardware. The architectural description is shown in Fig. 4. The performance analysis of the multiplier is shown in Table 2.


Fig. 3: 4 bit multiplier architecture


Fig. $48 \times 4$ bit multiplier using $4 \times 4$ bit multiplier

### 1.4 Factorial Design

Consider an n bit number $\mathrm{Y}=\mathrm{y}_{\mathrm{n}-1} \mathrm{y}_{\mathrm{n}-2} \ldots \ldots \mathrm{y}_{1} \mathrm{y}_{0}$. The factorial design algorithm can be formulated as
Begin

Add the $n$ bit number to the maximum value of $n$ bit
Add the adder result to the maximum value of $n$ bit If (both the carry = 'l') then
$Y \neq ' 0$ '
Decrement $Y$ by ' 1 '
Result $=Y(Y-1) \ldots . .1$
else
Add ' 1 '
Result $=$ ' 1 '
end
end
The hardware implementations of the factorial consist three parts. (i) Zero detectors (ii) Decrementer (iii) Multiplier. Zero detectors are described in Fig. 5. Decrementer and its algorithm were described in section III, and multiplier algorithms were described in section IV.


Fig. 5 Hardware architecture for Zero Detector

## 2. Result, Analysis and Discussion

When a 4 bit number and its decremented result are multiplied the multiplier block gives 8 bit output. The decremented result is then again decremented and multiplied with the 8 bit output. Hence again $8 \times 4$ bit multiplier required. This problem has been resolved by recursive multiplication process. The output of the $8 \times 4$ bit multiplier is 12 bit, and it is again multiplied by decremented value of the input number. Fig. 4 shows the recursive multiplication architecture of $8 \times 4$ bit multiplier. Fig. 6 shows the functional block diagram of a factorial design.


Fig. 6 Functional Block Diagram of Factorial Design
Consider the input number is ' 0 ' (decimal value) and its binary representation in 4 bit format is ' 0000 ', and passing through the hardware of the factorial design, then starting from the beginning it passes through the zero detector. The output of the zero detectors is (in 4 bit format) ' 0001 '. The special type are assumed here for calculating the values of factorial ' 0 ' and ' 1 ', because all the mentioned values are ' 1 '. The output of the zero detector is promoted to the input of the decremented and the decremented output value for this special case is also assumed as ' 0001 ' (in 4 bit format), because the multiplied value of any number with ' 0 ' is always ' 0 '. Then it is multiplied to recursive multiplier block of $(4 \times 4)$ bit, for generating the output values.

Consider again a second block of nonzero input value ' 5 ' (decimal representation) and its binary representation are ' 0101 '. First it is passing through the zero detector, output value of the zero detector are same (i.e. ' 0101 ') as input number. Then the output of the zero detectors is promoted to the decremented. After first pass of decremented the decremented value is ' 0100 ' and it is multiplied to the output of the zero detectors and produced an 8 bit output which is $(00010100)$. For second pass again the value of the decremented is ' 0011 ' and it is multiplied again to the output of the first pass. The value from the second stage multiplication is ( 000000111100 ). The process will have to be continued until decremented output become ' 0 '. Performance analysis of the factorial design is shown in fig 7 .


Fig. 7: Performance analysis of the factorial design

## 3. CONCLUSIONS

By the use of decremented and multiplier we have efficiently implemented the factorial number, the iterative multiplication and parallel adder based decremented are vividly used to generate factorial of any number including 0 and 1 .

## References

[1] Semiconductor Industry Association (SIA), International Roadmap for Semiconductors, 2003 ed., Austin, TX. Int. SEMATECH, 2003. [Online]. Available: http: //public.itrs.net
[2] J. R. Brews, W. Fichtner, E. H. Nicollian, and S . M. Sze, "Generalized guide for MOSFET miniaturization," IEEE Electron Dev. Lerr.,vol. EDL-1, p. 2, 1980.
[3] Shaoqiang Bi, Warren J.Gross, Wei Wang, Asim Al-Khalili and M. N. S. Swamy, "An Area-reduced Scheme for Modulo $2^{\text {n }}-1$ Addition/Subtraction", Proceedings of the 9th International Database Engineering \& Application Symposium (IDEAS'05).
[4] Carbognani F, Buergin F, Felber N, Kaeslin H, Fichtnes W, " A 2.7/SPL mu/W/MHz Transmission-Gate-Based 16-Bit Multiplier for Digital Hearing Aids," in $48^{\text {th }}$ Midwest Symposium on Circuit and Systems,2005, Zurich, Switzerland, Vol. 2, pp. 1406-1409, Aug 2005.
[5] Stan M.R, "Long and fast Up/Down counters", IEEE Tran. on Comp., July 98, pp722-735
[6] Lutz D.R, "Programmable modulo-K counters", IEEE Tran. On Circuits and Systems: Fundamental Theory and Appl., Nov.96, pp.939-941.
[7] R. Dennard, F. Gaensslen, H. Yu, V. Rideout, A. LeBlanc, "Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions," IEEE J. Solid-State Circuits, vol. 9, no. 5, pp. 256-268, Oct. 1974.
[8] Mark Bohr, "The New Era of Scaling in an SoC World", ISSCC 2009.
[9] K. Mistry, et al., "A 45nm Logic Technology with High-к + Metal-Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and $100 \%$ Pb-free Packaging," IEDM Tech. Dig., pp. 247-250, Dec. 2007.
[10] C. Auth, et al., "45nm High- + Metal gate Strain-Enhanced Transistors," Symp. VLSI Technology, pp. 128-129, June 2008.
[11] Yuan Taur, Douglas A. Buchanan, Wei Chen, David J. Frank, Khalid E. Ismail, Shih-Hsien Lo, George A. Sai-Halasz, Raman G. Viswanathan, Hsing-Jen C. Wann, Shalom J. Wind And Hon-Sum Wong, "CMOS Scaling into the Nanometer Regime", proceedings of the ieee, vol. 85, no. 4, april 1997.
[12] Y. Taur, S. Wind, Y. Mii, Y. Lii, D. Moy, K. Jenkins, C. L.Chen, P. J. Coane, D. Klaus, J. Bucchignano, M. Rosenfield, M. T homson, and M. Polcari, "High performance 0.1 m CMOS devices with 1.5 V power supply," in 1993 IEDM Tech. Dig., pp. 127-130.
[13] F. Stern, "Self-consistent results for -type Si inversion layers," Phys. Rev. B, vol. 5, No. 12, pp. 4891-4899, 1972.
[14] Chenming Hu," Future CMOS Scaling and Reliability" Proceedings of IEEE, VOL 81, No 5, 1993

## AUTHORS

A. Banerjee finished his M.Tech from WBUT, WB, India in 2008. He is presently working in JIS College of Engineering as an Asst. Professor since 2008. His area of specialization is Microelectronics and VLSI design. His areas of interest are Signal processing, Image processing and embedded system design.

M.Das finished his M.Tech from WBUT, WB, India in 2011. He is presently working in JIS College of Engineering as an Asst. Professor since 2011. His area of specialization is Communication Engineering. His areas of interest are Signal processing and Digital Communication.
A. Ghosh finished his M.Tech from CU, WB, India in 2011. He is presently working in JIS College of Engineering as an Asst. Professor since 2011. His area of specialization is Radio-physics \& Electronics. His areas of interest are Signal processing and Digital Communication.
R. Ghosh finished his M.Tech from WBUT, WB, India in 2011. He is presently working in JIS College of Engineering as an Asst. Professor since 2011. His area of specialization is Embedded System. His areas of interests are Embedded System and Devices.
S. Ghosh finished his M.Tech from WBUT, WB, India in 2011. He is presently working in JIS College of Engineering as an Asst. Professor since 2011. His area of specialization is Mobile Communication. His areas of interest $s$ are Digital Communication and OpticalCommunication.
S.Sarkar finished her M.Tech from WBUT, WB, India in 2011. She is presently working in JIS College of Engineering as an Asst. Professor since 2011. Her areas of specialization are Microelectronics and VLSI. Her area of interest is VLSI.


